Back to batch
Videos & Materials
Introduction to Digital Logic: Logic Gates & Properties
Logic Gates & Laws of Boolean Algebra: AND, OR, NOT, NAND, NOR, XOR & XNOR
Basics of Boolean Function & Minimization of Boolean Function
Karnaugh Map or K-map Basics with its Implicants: PI, EPI, NEPI & RPI
50 PYQs on Logic Gates, XOR, XNOR, NAND, NOR, Minimization of Boolean functions & K-map
Combinational Circuits: Half Adder, Full Adder, Half Subtractor & Full Subtractor
Combinational Circuits: Implementation of Mux, Demux, Encoder, Decoder & Priority Encoder
50 PYQs: Implementation of Code converters, MUX, DEMUX, Adders & Subtractors
Shift Register and its Applications: SISO, PIPO, SIPO & PISO
Counters: Ring, Johnson, Ripple Up and Ripple Down Counter
50 PYQs: Sequential Circuits, Flip Flops, Shift Registers & Counters
Flip Flop Conversions (SR , JK , T , D), Truth table, Characteristic & Excitation table
Number Representation and Computer Arithmetic: Number System and Base Conversions
Number Representation: Signed, Unsigned, Fixed and Floating Point
Basics of Lexical Analysis
Basics of Context Free Grammars
Basics of Parsing: Types of Parsing
LL(1) Parsing & Predictive Parsing: First & Follow
GATE PYQs: Compiler Design
Types of LR Parsing: LR(0), SLR(0), LALR(1), and CLR(1)
LR Parsing: LR(0), SLR(0), LALR(1), and CLR(1)
Practice Session on Parsing
Syntax Directed Translation (SDT): Applications & Implementation
Three Address Code Representation
Basics of Intermediate Code Generation
GATE PYQs on Compiler Design
Basics of Runtime Environment
Symbol Table Implementation
